Abstract-This paper presents the tradeoff study of heat sink and output filter volume of a GaN HEMT based single-phase inverter. The selected topology is three-level active neutral point clamped (ANPC) inverter, and the main aim is to explore the benefits of the GaN HEMTs at 600 V blocking class on the system level efficiency, and power density under the wide range of operating conditions. The paper starts by introducing the inverter topology, selected pulse width modulation scheme and followed by the device features, static, and dynamic characterization and continues with presenting and discussing the results of extensive experimental and analytical characterization. After this, the impact of GaN HEMTs on inverter volume is discussed in terms of heat sink and output filter volume analysis under different switching frequency and heat sink temperature conditions. The calculation of heat sink volume and single stage LC output filter volume are presented with respect to experimental results of the single phase prototype. The findings from static, dynamic characterization, and single phase prototype results clearly show that GaN HEMT has excellent switching performance under wide load current and heat sink temperature conditions. The high performance of the inverter leads to reduction of the combined total volume, including output filter and heat sink volume.
I. INTRODUCTION
W IDE-BANDGAP (WBG) devices gained immediate attention in power electronic community due to superior switching and conduction properties in comparison to Silicon (Si). The literature review clearly shows that SiC and GaN devices are promising advancements in power semiconductor technology that can enable high efficiency and high power density by increased switching frequencies [1] , [2] .
Normally-off p-gate GaN HEMTs have been introduced by Panasonic at 600 V blocking class. The devices have been used in different applications such as resonant LLC dc/dc converter, three-phase inverter, synchronous buck converter, and threelevel inverters that show the high switching and conduction performance of the devices in different operating conditions [3] - [6] . The GaN HEMTs at 600 V blocking class gained more attention from research works with the announcement of Little Box Challenge [7] in 2015, where the aim of the challenge is to design a 2 kVA single-phase inverter with more than 3 kW per liter power density and 95% efficiency based on weighted California Energy Commission weighted efficiency. Various full-bridge topologies have been compared including soft-switching and hard-switching topologies based on enhancement mode GaN HEMT and SiC MOSFET [8] , [9] . The switching frequency of the converters range between 100 kHz and 200 kHz to reduce output filter size while keeping the inverter efficiency above 95%. A multilevel inverter topology based on 200 V GaN devices and achieving MHz effective switching frequency at the output of the inverter is presented in [10] . In addition to inverter applications, active power decoupling converters to eliminate electrolytic capacitors in single-phase inverters have been also discussed and realized with these WBG devices. The comparison of various topologies based on high-frequency switching WBG devices is presented in [11] and [12] . In this paper, the analysis, tradeoff study of heat sink and output filter volume in a GaN HEMT based single phase Active Neutral point Clamped (ANPC) inverter is presented. The structure of this paper is as follows: In Section II, the ANPC topology and principle of operation is presented. In Section III, the characterization of GaN HEMT including static and dynamic performance under different operating conditions are presented. In Section IV, the details of the prototype and test conditions are presented. In Section V, experimental results of the single-phase prototype under various operating conditions are presented including inverter efficiency and loss breakdown under different operating conditions. Finally, in Section VI, the impact of GaN HEMT on converter volume including output filter and heat sink volume is presented and discussed.
II. ANPC TOPOLOGY AND PWM SCHEME Two-level inverters such as the standard half-bridge inverter, or full-bridge inverter with bipolar modulation can provide twolevel output waveform with high performance, but also with the penalty of high dV /dt stress and large output filter volume. The high dV /dt across the output and semiconductor devices, and large output filter volume lead the engineers to propose multilevel topologies with higher number of switches and innovative switching schemes. Among the proposed solutions, three-level inverters such as ANPC have gained attention due to simplicity, lower component count in comparison to five-or seven-level topologies and high efficiency [13] , [14] . Due to its high efficiency, low component count, and suitability for GaN HEMT devices, which will be explained in the following sections, ANPC is chosen as the topology to study the tradeoff between power cell efficiency, heat sink volume, and output filter volume in a GaN HEMT based single-phase inverter system.
The ANPC inverter is a member of half-bridge neutral point clamped (NPC) inverter family, and it was introduced in [15] and [16] as an alternative to NPC inverter for improved loss balancing and better utilization of semiconductor chip areas in the inverter and is of widespread use, for instance, in renewable energy (e.g., wind, PV) and industrial drive applications [15] - [18] . The ANPC topology is selected for this study, as it is shown in literature, that NPC-based topologies provide high efficiency with three-level output voltage waveform with devices at 600 V blocking class for 230 V grid systems [19] , [14] . The schematic of the converter is shown Fig. 1(a) .
Different modulation strategies have been discussed for the ANPC inverter in order to achieve a balanced switching loss distribution or doubling of the effective switching frequency at the output [20] . Solutions proposed in [17] , [18] , [21] , and [22] , +V DC 1 0 are limited to the use of Si devices and were optimized for insulated gate bipolar transistors (IGBTs) as well as for MOSFETs. GaN HEMT devices do not require antiparallel diode due to the intrinsic reverse conduction capability and suitable for parallel conduction at any switching state unlike IGBTs. A modulation strategy based on the reverse conduction capability of SiC MOSFETs and GaN HEMTs has been introduced in [19] and [23] and presented in Fig. 1(b) . The positive voltage is applied to the output of by turning-on S 1 and S 3 and the output current flows through the two devices in series. During the positive activestate, S 4 ensures an equal dc-link voltage sharing between S 5 and S 6 without conducting any current. The transition from positive active-state to zero-state is accomplished by switching S 1 OFF, and then simultaneously switching S 2 and S 5 ON, and thus the current is divided in two parallel paths: S 2 -S 3 and S 4 -S 5 . Same commutation scheme is used for complementary switches during the negative active-state and the zero state. This modulation method ensures low conduction losses at zero states, and the outer switches (S 1 and S 6 ) are exposed to switching losses at the unity power factor. The resulting output states are summarized in Table I ; the synchronous rectification capability of the transistors is utilized during the zero state conduction.
III. GAN HEMT CHARACTERIZATION
The devices used in this paper are Panasonic PGA26C09DV, in TO-220 package. The device parameters are presented in Table II. The device is rated at 15 A continuous current at 25°C case temperature with 71 mΩ on-state resistance R DS ON . It has small input capacitance C iss and reverse transfer capacitance C oss , which provides fast switching performance. In addition to this, small gate charge leads to low gate driver loss [6] . Apart from the datasheet values, the static and dynamic characterization of the device is conducted under different device current and heat sink temperature values with a controlled current source and a temperature controlled heat sink. The measured on-state characteristics, in both forward and reverse conduction with different gate-source voltage V GS , are shown in Fig. 3 .
Although there is no physical body diode in GaN HEMTs, reverse conduction, from source to drain, is enabled by the symmetrical device design. Reverse conduction starts when the gate-drain voltage, V GD , exceeds the gate-drain threshold voltage V GD,TH ; the required voltage to activate reverse conduction is then [24] 
In principle, V GD,TH equals the gate-source threshold voltage, V GS,TH , which is typically the parameter specified in the datasheet [24] . Therefore, for the on-state voltage drop during reverse conduction, the equality holds
where I D is the drain current and R SD,REV is the effective onstate resistance during reverse conduction. The transistors have relatively low threshold voltage and so, application of negative V GS bias is recommended for turn-off. As evident from Fig. 3 and (2), a negative V GS value increases V SD , increasing the losses associated with the freewheeling action. Use of external antiparallel diodes (e.g., SiC Schottky devices) may help improving reverse conduction performance, but negatively affects the switching performance, in reason of increased equivalent output capacitance of the device. Thus, in this paper it was decided to just use the transistors and to apply synchronous rectification, that is, to limit reverse conduction with negative gatesource bias only to the dead times in between commutations, which were minimized for maximum performance. Moreover, the turn-off gate bias voltage was not kept constant at a negative value, but rather decreased in amplitude during the off-time to maximize the switching performance, as shown in Fig. 2 (b) and with the gate drive circuitry presented in Fig. 2 (a) and discussed in [6] . Well known double pulse test circuitry is used to evaluate the hard switching performance of the GaN HEMT under different temperature and device current conditions. The blocking voltage is set to 350 V (half of total dc link voltage in a halfbridge-based inverter). The representative switching waveforms are reported in Fig. 4 . Two conditions are analyzed: normal operation [labeled "GaN HEMT," shown in Fig. 2(b) ], where the device is turned-off with V GS = −6 V and turned-on again when V GS = −4 V; and zero-voltage turn-on operation [labeled as "GaN HEMT-z", shown in Fig. 2(b) ] where the device is turnedoff still with −6 V, but it is then turned on again starting from V GS = 0 V. In other words, during turn-on, in "GaN HEMT" case, the gate-source voltage is changed from −4 to 3.2 V, and in "GaN HEMT-z" case, the gate-source voltage is changed from 0 to 3.2 V. It can be seen that the fall time of drain-source voltage V DS is around 26 ns with "GaN HEMT-z" condition, and approximately two times faster than the one with "GaN HEMT." At turn-off transient, the rise time of V DS is approximately 20 ns for both cases. As evident from Fig. 3 , applying a negative turn-off bias voltage longer than strictly necessary slows down the turn-on transition and decreases the switching performance. So, the gate-driver design and free-wheeling operation are important design optimization aspects and different decay rates in the negative portion of V GS can be used in combination with different switching frequencies.
Finally, the turn-on switching energies E on , E on−z , and turnoff switching energies E off , E off−z for GaN HEMT are calculated at different device current I DS and heat sink temperature conditions. The turn-on and turn-off switching energies under different device current conditions at 60°C heat sink temperature are presented in 
IV. ANPC INVERTER PROTOTYPE
The single-phase inverter prototype is shown in Fig. 6 (a), along with the main design and test parameters presented in Table III. It embeds the fiber optic receivers for transfer of PWM signals from an FPGA board, individual isolated gate drivers for each switch, film decoupling capacitors, and a temperature controlled thermal management device, consisting of two cooling fans and two heating resistors mounted at the sides of a heat sink to decouple the parametric temperature study from load conditions and switching frequency. With respect to any selected switching strategy, S 1 or S 3 may be subject to switching losses for positive output voltage and positive output current. In the selected switching strategy presented in Fig. 1(b) , S 1 and S 6 switches will be subject to switching losses at positive and negative halves of the output waveform, respectively, with the unity power factor operation. The total commutation inductance formed by the commutation loop stray inductance L σ and the dc-link capacitor self-inductance L DC1 , as shown in Fig. 7 (a) and (b) for different commutation loops, as to be minimized for reducing voltage overshoots and switching losses [25] . The self-inductance of the dc-link capacitor can be minimized by paralleling high frequency capacitors (e.g., ceramic, film) and commutation loop inductance can be minimized by placing conductors that carry opposing currents in adjacent layers to induce magnetic field self cancellation. Based on these principles, the prototype PCB has been designed in order to minimize the commutation loop between commutating switches S 1 -S 5 , S 1 -S 2 , and S 6 -S 3 , S 6 -S 4 . The PCB consists of four layers with 0.2 mm FR4 insulation between layers and 1 μF, 400 V CeraLink capacitors from TDK as decoupling capacitors C DC1 and C DC2 , shown in Fig. 7 [26] .
A simple RL load is used here for evaluation of performance under different operational conditions. The efficiency of the power cell is measured with a Yokogawa WT3000E precision power analyzer, which provides adequate accuracy within the switching frequency range in this paper [27] . The inverter was tested under a very broad variety of operational conditions, changing the output power delivery between 300 W and 2 kW, the switching frequency between 16 and 160 kHz and the heatsink temperature between 50 and 80°C.
V. EXPERIMENTAL RESULTS AND LOSS ANALYSIS
The inverter is tested at 120 different operating points to evaluate the performance with four heat sink temperatures (50, 60, 70, and 80°C), five switching frequencies (16, 32, 64, 128 , and 160 kHz) and six output load conditions (300 W , 450 W, 850 W, 1250 W, 1650 W and 2 kW). The efficiency and power loss of the inverter at 50°C heat sink temperature under various load and switching frequency conditions are presented in Fig. 8(a) and (b), respectively. The superior switching performance of GaN HEMTs provide very high efficiencies (above 99%) at low switching frequencies. The efficiency of the power cell reduces gradually due to increase in switching loss as the switching fre- quency is increased and the efficiency stays above 97% under wide load region at 128 kHz. In terms of power loss, as the switching frequency of the inverter is increased by a factor of 4 (16 to 64 kHz), the power loss increases only by a factor of 1.5. If the switching frequency is increased to 128 kHz (increase by factor of 8), the losses increase by a factor of 2.
The efficiency and power loss curves with respect to switching frequency at 2 kW output power are presented in Fig. 9 (a) and (b), respectively. The efficiency decreases linearly with increase of switching frequency from 98.5% to 96.5 % at 50°C case temperature. The temperature dependency of the efficiency is presented in Fig. 10 at 2 kW output power and 5 different switching frequencies. The results in Fig. 9(a) and (b) shows that the performance of the power cell has minimum dependency to heat sink temperature within the test conditions and high efficiency can be maintained with increased switching frequency. The increase of switching frequency and heat sink temperature will allow the designer to reduce the output filter and heat sink volume, which will be discussed in the following sections.
A. Loss Breakdown
The breakdown of total power cell loss in terms of conduction and switching losses is conducted to evaluate the dominant loss component at different switching frequency and heat sink temperature conditions. In order to separate conduction and switching losses for each operating point, conduction losses with respect to output load, dead time, and heat sink temperature are calculated based on the on-state performance of GaN HEMT, which was discussed in Section III. Then, the calculated conduction loss value is subtracted from experimental power cell loss value for each operating point, which was presented in the previous section, to obtain the total switching loss.
The conduction losses are calculated based on sinusoidal approximated output voltage and current, excluding switching ripple current and harmonics. The approximated output voltage and current waveforms for this analysis are illustrated in Fig. 11 . The PWM switching waveforms for the selected modulation scheme including dead time t dt between complimentary devices are presented in Fig. 1(b) . An arbitrary phase shift φ between output voltage and current is shown to derive conduction loss equations for any power factor condition. The output current in Fig. 11 can be expressed as
where I OUT is the output current amplitude. where M is the modulation index varying between 0 and 1. Therefore, the duty cycle for zero states D zero can be calculated as follows:
The on-state voltage drop across and, therefore, conduction loss at active state can be calculated as follows:
where R DS is on-state resistance at given temperature. Similarly, the conduction loss at zero state can be calculated as
As it is shown in Fig. 1(b) , there is dead time between complementary switches S 1 -S 2,5 and S 6 -S 3,4 to avoid shoot through. After the conducting device is turned OFF, the complementary device will start conducting the output current in reverse conduction mode with higher on-state losses during dead time. As shown in Section III, GaN HEMT devices have diode like conduction characteristic in reverse conduction mode when gatesource voltage is below threshold of the device. Therefore, the on-state voltage drop across GaN HEMT v dt during dead time can be expressed with the following equation:
where V f is on-state threshold voltage and can be neglected when the device is turned-on. Based on (11), the dead time conduction loss for 0 to φ region in Fig. 11 is
where P dt 1 −bp corresponds to dead time conduction loss when the gate-source voltage is below threshold and P dt 1 −up corresponds to dead time conduction loss when the device is turned-on. Similarly, the dead time conduction loss for φ to π region in Fig. 11 is
Dead time t dt also means reduction of conduction time as the applied total gate pulse time is reduced by dead time duration. The reduction of power loss in a switch can be calculated as follows:
The absence of V f can be seen in (20) and (21) as the reduction occurs when the device is turned-on. The conduction cases for switches S 1 , S 2 , and S 3 for unity and zero power factor cases are presented in Fig. 12 based on Fig. 1(b) . The Control Signal represents the PWM signal before applying dead time to the gate signal, P dt red is the reduction in conduction loss expressed in (21) , P cond S x is the total conduction loss across specified switch, P cond ON is the conduction loss when the specified device is turned-on and P dt x −bp is the dead time loss when gate voltage is below threshold as presented in (13) and (17) . It can be seen from Fig. 12 (a) and (d) that S 1 only conducts during the positive voltage output in ANPC inverter. The actual control signal is reduced by introduction of the dead time and the total loss P cond S 1 is equal to P cond ON at unity power factor as the output voltage V OUT is clamped to zero state during dead time and no current flows through S 1 . At 0 power factor, during dead time, the output current I OUT flows through S 1 and V OUT is clamped to V DC /2. Therefore, the P cond S 1 is equal to sum of P cond ON and P dt 1 −bp . For arbitrary power factor, the total conduction loss across S 1 P cond S 1 can be expressed by using (8), (13) , and (21), as
With similar approach, the conduction loss of S 2 for arbitrary power factor can be calculated. As the S 2 conducts at both positive half and negative half of output voltage, the total conduction loss of S 2 can be calculated as the sum of positive half conduction loss P S 2 + and negative half conduction loss
where P S 2 + and P S 2 − are defined as follows:
The only difference between P S 2 + and P S 2 − is the dead time conduction losses P dt 2 −bp and P dt 2 −bp . As it can be seen from Fig. 12(b) and (e), P dt 2 −bp corresponds to reverse conduction dead time losses at the positive half of the output when the device is turned-off, and P dt 2 −up corresponds to increased conduction time in P cond ON at the negative half of the output voltage. It should be noted that P cond z and P dt red are divided by 4 as the output current is divided into two parallel conduction paths: S 2 -S 3 and S 4 -S 5 . Similarly, according to Fig. 12(c) and (f), the conduction loss of S 3 for arbitrary power factor can be Fig. 12 . Conduction instants of switches in ANPC inverter: (a) S 1 switch when power factor is equal to 1; (b) S 2 switch when power factor is equal to 1; (c) S 3 switch when power factor is equal to 1; (d) S 1 switch when power factor is equal to 0; e) S 2 switch when power factor is equal to 0; (f) S 3 switch when power factor is equal to 0.
calculated as
where P S 3 + and P S 3 − are conduction losses at positive half and negative half of output voltage, respectively. At positive half of the output voltage, S 3 is completely ON and, therefore, will at both active and zero states. Based on P cond S 1 in (22) and P S 2 + in (24) and considering that S 3 is turned-on at dead time instants, the conduction loss of S 3 , P S 3 + , can be expressed as
At the negative half of output voltage, as shown in Fig. 12(b) , (c), (e), and (f), the loss profile of S 3 is same as the loss profile of S 2 at the positive half of output voltage. Therefore, based on (24), P S 3 − is
With symmetrical output current and voltage waveforms (e.g., no dc offset, no overmodulation), the total conduction loss P cond t in one fundamental cycle can be calculated as
The loss figures for five different switching frequencies and four different heat sink temperatures at 1.3 kW output power in terms of total, switching and conduction losses are presented in Fig. 13(a) , (b), and (c), respectively. As it is shown in previous section, the total loss increases with respect to increase in switching frequency, and it can be seen in Fig. 13(c) that main contributor to this is the increase in switching loss. At low switching frequencies such as 16 and 32 kHz, the total power cell loss is dominated by conduction loss. At 64 kHz, the switching loss is at the same range with conduction loss and dominates the total power cell loss at 128 and 160 kHz switching frequencies. The switching loss is independent from heat sink temperature and the conduction loss increases gradually with the increase of R DS . One thing to note in Fig. 13(b) is the increase of conduction loss with the increase of switching frequency. This is due to the increase of proportion of dead time in a switching period which increases the dead time losses linearly in (13), (15), (17), and (19) with t dt · f sw term.
VI. IMPACT ON INVERTER VOLUME
The overall efficiency analysis under various output power, switching frequency, and heat sink temperature conditions shows that GaN HEMTs can be used to design inverters at high frequency, high heat sink temperature conditions in order to reduce heat sink volume and output inductor volume without compromising the efficiency. In this section, the impact of high performance of GaN HEMTs on heat sink volume and output filter volume is investigated. The impact analysis is based on the following assumptions: 1) cooling system is based on natural air convection; 2) single stage LC output filter is used; 3) the output filter inductor current ripple is limited to 20%; 4) converter output power is rated at 2000 W.
A. Heat Sink Design
The heat sink volume analysis is based on calculation of required thermal resistance r h r for heat sink at maximum output power, between 16 and 160 kHz switching frequencies, and between 50 and 80°C heat sink temperatures. The maximum heat sink temperature is limited to 80°C, as the higher heat sink temperature condition may lead to exceeding maximum allowed junction temperature, which is 150°C for GaN HEMT devices. The thermal network for ANPC inverter is illustrated in Fig. 14 , where T j is junction temperature, T h is heat sink temperature, T a is room temperature (chosen as 25°C), P Sloss is power loss across a single device, r jc is junction-to-case thermal resistance, r ch is case-to-heat sink thermal resistance and r h r is required thermal resistance of the heat sink. The junction temperature for a device T j x and required heat sink thermal resistance r h r can be calculated as follows:
where P t is the total power device loss and x can be replaced with device number 1 to 6. Calculated r h r then can be used to calculate volume of heat sink based on natural air convection. The volume of various extruded naturally cooled heat sinks against heat sink thermal resistance are presented in Fig. 15 [28]. Based on the results, curve fitting is applied to minimum heat sink volume available at given r h r value and presented in (32) . By using r h r from (31) in (32), volume of extruded naturally cooled heat sink can be calculated for different device case temperature, ambient temperature, and power loss The calculated heat sink volume with respect to switching frequency for different heat sink temperatures is presented in Fig. 16 . It can be seen that the heat sink volume increases with the increase of switching frequency. The heat sink volumes at 16 kHz for 50°C and 80°C are 202 cm 3 and 76 cm 3 , respectively. As the switching frequency is increased to 160 kHz, the heat sink volume goes up to 851 cm 3 (increase by factor of 4.21) and 290 cm 3 (increase by factor of 3.81) for these two temperature conditions. The increase in heat sink temperature from 50 to 80°C provides heat sink volume reduction by factor of 2.66 at 16 kHz, and by factor of 2.93 at 160 kHz switching frequencies. The impact of heat sink volume reduction in overall volume will be discussed after output filter design.
B. Output Filter Design
Grid connected power inverters must have an output filter in order to minimize the injected harmonics to the grid that are caused by high switching frequency. Passive filters are usually chosen in grid connected applications due to its simplicity and high performance. The size of the filter depends on number of stages and order of the filter. One of the most common type of filter is second-order single stage LC filter at considered power range and presented in Fig. 17 [29] . L grid in Fig. 17 is the impedance of the grid after point of common coupling and can depend on the length of grid cables, connected loads, and sources to the grid.
Passive component and output filter volume is inversely proportional to switching frequency. Therefore, it is interesting to analyze the tradeoff between increased power losses due to increased switching frequency and reduction in filter volume. To begin the analysis, based on Fig. 9(b) , the expression that defines loss of the power cell P Loss G a N with respect to switching frequency f sw at 2000 W output power and variable heat sink temperature can be written as
where k t GaN is
and f sw is in kHz. In this study, single stage LC filter, which is the common type differential output filter for power converters at this power range, is considered [29] . The design of LC filter starts with calculation of filter inductance L f for defined maximum output ripple current by using (35). Calculated L f is, then, used in (36) in order to calculate output capacitance where V DC is dc link voltage, ΔI OUT is output current ripple, f s is switching frequency, and Att req is required attenuation of the filter [29] , [30] . The required attenuation is chosen as 0.01 in order to provide adequate damping at switching frequency and keep the resonance frequency far away from inverter switching frequency. Output ripple current is chosen as 20% of peak output current for limiting maximum power device switching current and keeping inverter output current ripple in reasonable level. Based on (35) and (36), calculated inductance and capacitance values for different switching frequencies are presented in Table IV . By using inductance and capacitance values in Table IV , volume of the LC filter can be calculated with area-product approach for inductor, and capacitor volume constant for capacitor. After [31] , the area product A p and volume of a power inductor and volume can be calculated as
where γ is ratio of iron loss to copper loss (is taken to be 0.03 or less for ac inductors with small high frequency flux ripple), B max is the maximum flux density in inductor core, K i is current waveform factor (I rms / I), K t is 48.2 × 103, I is peak inductor current, k u window utilization factor (based on window fill factor, proximity and skin effects), and k L is inductor volume constant. Maximum flux density is based on the performance factor of ferrite material (f × B max ) N87 in [32] . In this case, flux density is kept at the level to achieve fixed core losses at different switching frequencies. Maximum temperature rise ΔT is chosen as 60°C in order to keep current density in the windings high enough while keeping maximum core temperature within recommended operating temperature limits. The maximum flux density for fixed core losses is approximated with the following equation: where B max is in mT and f s is in kHz. Based on the calculated area-product value, the core with the higher closest area-product value to the calculated is selected for each switching frequency condition. After selection of the core from manufacturer data book in [32] , the required air-gap in the magnetic flux path can be calculated as follows:
where A e is effective core area, which is specified by the core manufacturer, and E stored is the maximum stored energy in the core
The reluctance of the magnetic path R is, then, calculated with the assumption that the permeability of the core is much higher than vacuum (μ r >> μ 0 )
With the calculation of the reluctance, the required number of turns for required filter inductance can be calculated as follows:
Based on the calculated of window utilization factor from [31] , number of turns and skin effect in the windings, number of litz wires can be calculated, and the appropriate wire thickness can be selected. The next step in volume analysis of LC filter is the selection of filter capacitor. The volume of the filter capacitor can be calculated by the following equation:
where V nom is nominal voltage of capacitor and k c is capacitor volume constant in cm 3 / V 2 F . A survey is conducted to evaluate the volume of capacitors for grid connected output filter applications (X2 type) and the capacitor volume constant of different capacitors from different manufacturers are presented in Fig. 18 . It can be seen that the k c varies for different manufacturers and also capacitance values. The MKP339-X2 series is selected as it has the lowest k c over wide range of capacitance [33] . The k c for MKP339-X2 series is approximated as 60.
The inductor and capacitor volumes for each switching frequency case in Table IV are calculated by using (35)-(44). Based on the calculation results, three filter cases have been realized The comparison of the calculated and realized volumes for the inductor, capacitor, and total filter are presented in Fig. 20(a) . It can be seen that the calculated values for inductor and capacitor are well matched with the realized filter. In Fig. 20(a) , it is also shown that the total filter volume is dominated by the inductor volume and the rate of volume reduction for the inductor reduces beyond 64 kHz. The total filter volume can be reduced by a factor of 2 with the increase of switching frequency from 16 to 64 kHz. The factor of reduction increases to 2.86 as the switching frequency is increased to 128 kHz. There are two reasons for reduction in rate of reduction beyond 64 kHz: 1) The increase of core size as the core losses is aimed to be kept constant; 2) The reduction of fill factor in winding area due to increase of skin effect. The skin effect causes increase in number of wires in parallel and reduction in wire diameter to achieve low ac resistance at given switching frequency with desired current density in the winding.
The performance of the designed filter inductors are evaluated at 1.6 kW output power at their designed switching frequencies: 16, 64, and 128 kHz. The output power is kept constant for each test condition by slight increase in modulation index due to fixed dead time and the heat sink temperature is kept at 30°C. The loss results in Fig. 20(b) shows that the efficiency of the power cell or the filter is not compromised with reduction of output filter size. The filter inductor loss is almost constant at 64 and 128 kHz, and smaller than at 16 kHz due to reduced number of turns.
In order to include the temperature and power cell loss impact to the volume reduction analysis, the filter volume, heat sink volume, and the total volume of filter and heat sink volume are presented with respect to switching frequency at different heat sink temperatures in Fig. 21(a) and (b) . It can be seen that the heat sink volume is almost equal to filter volume at 32 kHz, 50°C and dominates the total volume beyond 32 kHz in Fig. 22(a) . When the heat sink temperature is increased to 80°C, as shown in Fig. 21(b) , the filter and heat sink volume crosses around 64 kHz. The overall comparison in Fig. 22(a) shows that the increased heat sink temperature can bring the significant volume reduction at switching frequencies above 64 kHz and low heat sink temperatures such as 50 and 60°C can lead to increase in overall volume as the heat sink dominates the total volume.
Finally, total volume is plotted with respect to switching frequency and heat sink temperature in Fig. 22(a) , and with respect to power cell loss at different heat sink temperatures in Fig. 22(b) to give an overall summary of impact of GaN HEMT performance in heat sink and output filter volume. It can be seen in Fig. 22(a) that the increase of switching frequency leads to increase of total volume at low heat sink temperatures due to increase in heat sink size, and at high heat sink temperatures, increase of switching frequency beyond 64 kHz does not lead to significant decrease in total volume. Contrary to above 128 kHz the total volume starts to increase again due to heat sink volume increase. In terms of the comparison of total volume and power loss, Fig. 22(b) shows that at 50°C, increase of power loss by factor of 1.6 times (16 to 64 kHz) leads to increase in total volume by 1.16 times. On the other hand, at 80°C, increase of power loss by factor of 1.5 times (16 kHz to 64 kHz) leads to decrease in total volume by 1.22 times.
VII. CONCLUSION
In this paper, the impact of GaN HEMT to a single-phase inverter in terms of power loss, converter efficiency, heat sink, and output filter volume is discussed. It is shown that the GaN HEMT has excellent switching and conduction performance under different load and heat sink temperature conditions that results in very high efficiency and low power cell loss. Therefore, the findings from static, dynamic characterization, and single phase prototype results clearly show that GaN HEMT has excellent switching performance under wide load current and heat sink temperature conditions. The high performance of the inverter, thanks to GaN HEMTs, leads to reduction of the total volume, including output filter and heat sink volume, by factor of 1.22 times with increase of switching frequency from 16 kHz to 64 kHz, and increase of heat sink temperature from 50 to 80°C.
